Rohit Sachan, Prof. Suresh. S. Gawande, Prof. Satyarth Tiwari. “High Speed and Area Efficient Adjoint Matrix Using Booth Multiplier for FPGA Implementation ”. International Journal of Research & Technology, vol. 9, no. 3, July 2021, pp. 90-95, https://ijrt.org/j/article/view/361.