Komal Gupta, Prof. Amrita Pahadia, Prof. Satyarth Tiwari. “Efficient VLSI Architecture for Modulo 2n+1 Multiplier Using N-Bit Inverted Adder ”. International Journal of Research & Technology, vol. 10, no. 1, Jan. 2022, pp. 15-18, https://ijrt.org/j/article/view/284.