Ramswaroop Patidar, Prof. Divya Jain. “VLSI Architecture for 4-Bit & 8-Bit Universal Shift Register Uisng Reversible D-FF”. International Journal of Research & Technology, vol. 10, no. 2, July 2022, pp. 24-28, https://ijrt.org/j/article/view/275.