Rajesh Yadav, Prof. Satyarth Tiwari. “VLSI Architecture for Matrix Multiplier Using Parallel To Parallel Input Multiple Output Technique”. International Journal of Research & Technology, vol. 12, no. 1, Jan. 2024, pp. 20-24, https://ijrt.org/j/article/view/237.