Mahendra Kumar, Prof. Satyarth Tiwari. “Delay Efficient VLSI Architecture for Wavelet Decomposition Using Complex Multiplier”. International Journal of Research & Technology, vol. 12, no. 3, Aug. 2024, pp. 32-36, https://ijrt.org/j/article/view/182.