[1]
Anupoju Surya Pavan Kumar, Prof. Ashish Duvey, “A Comprehensive Review of Low-Power SRAM Architectures Using Sub-10nm FinFET Technologies”, IJRT, vol. 13, no. 3, pp. 756–764, Sep. 2025.