[1]
Dr. R.P Singh,Mr. Sunil Kureel, “Design & Simulation of Second Stage & Three Stage OP-AMP Using 0.35µ µµ µm CMOS Technology ”, IJRT, vol. 1, no. 1, pp. 19–23, Mar. 2013.