Ankesh Singh, Prof. Suresh. S. Gawande, Prof. Sher Singh, “FPGA Implementation of Digital IF Filter with Low Complexity and Less Delay using Multi-rate Approach”, IJRT, vol. 8, no. 4, pp. 182–185, Dec. 2020.