Nidhi Shukla, Prof. Suresh. S. Gawande, Prof. Sher Singh, “FPGA Implementation of the CRC using Parallel Pipelining Architecture for Error Detection and Correction”, IJRT, vol. 8, no. 4, pp. 177–181, Dec. 2020.