[1]
Neha Shukla, Prof. Suresh. S. Gawande, Prof. Sher Singh, “Implementation on Binary Arithmetic Coders based on MC-DCT for Image Compression on FPGA System”, IJRT, vol. 8, no. 4, pp. 152–156, Nov. 2020.