Aditya Pratap Singh, Prof. Satyarth Tiwari, “Study of Design and Implementation of PLL clock generator”, IJRT, vol. 8, no. 4, pp. 91–94, Nov. 2020.