Aditya Pratap Singh, Prof. Satyarth Tiwari, “Design, Implementation and Fast Fourier Analysis of Digital Locked loops for clock generation using C5 SCMOS”, IJRT, vol. 8, no. 4, pp. 85–90, Nov. 2020.