Sachindra Pathak,Prof. Manish Saxena, “Minimum Path Delay of SP and DP Floating Point Multiplier using Parallel Multiplier Technique”, IJRT, vol. 10, no. 1, pp. 60–64, Apr. 2022.