Virag Tiwari, “Simulation Design Analysis and Implementation of DLL Using Scalable C5 CMOS Process For Clock Generation”, IJRT, vol. 5, no. 2, pp. 09–16, Apr. 2017.