Rohit Sachan, Prof. Suresh. S. Gawande, Prof. Satyarth Tiwari, “High Speed and Area Efficient Adjoint Matrix using Booth Multiplier for FPGA Implementation ”, IJRT, vol. 9, no. 3, pp. 90–95, Jul. 2021.