Deepak Mishra, Dr. Payal Suhane, “Implementation of IEEE 754 Floating Point Multiplier using Partition Technique and Ling-Enhance Adder ”, IJRT, vol. 10, no. 3, pp. 12–16, Jul. 2022.