Komal Gupta, Prof. Amrita Pahadia, Prof. Satyarth Tiwari, “Efficient VLSI Architecture for Modulo 2n+1 Multiplier using n-bit Inverted Adder ”, IJRT, vol. 10, no. 1, pp. 15–18, Jan. 2022.