Ramswaroop Patidar, Prof. Divya Jain, “VLSI Architecture for 4-bit & 8-bit Universal Shift Register uisng Reversible D-FF”, IJRT, vol. 10, no. 2, pp. 24–28, Jul. 2022.