Veer Pal Singh , Prof. Nishi Pandey , Prof. Abhishek Agwekar, “VLSI Architecture for Universal Shift Register using DFF based on PG and FG Reversible Gate ”, IJRT, vol. 10, no. 2, pp. 20–23, Jul. 2022.