Rajesh Yadav, Prof. Satyarth Tiwari, “VLSI Architecture for Matrix Multiplier using Parallel To Parallel Input Multiple Output Technique”, IJRT, vol. 12, no. 1, pp. 20–24, Jan. 2024.