Mahendra Kumar, Prof. Satyarth Tiwari, “Delay Efficient VLSI Architecture for Wavelet Decomposition using Complex Multiplier”, IJRT, vol. 12, no. 3, pp. 32–36, Aug. 2024.