[1]
Rahul Shrivastava,Prof. S.G. Kelarkar,Prof. N.K. Mittal, “FPGA Implementation of Optimized Decimal Floating Point Multiplier using Binary Integer Decimal Encoding”, IJRT, vol. 2, no. 1, pp. 1–6, Jan. 2014.