Nidhi Shukla, Prof. Suresh. S. Gawande, Prof. Sher Singh (2020) “FPGA Implementation of the CRC using Parallel Pipelining Architecture for Error Detection and Correction”, International Journal of Research & Technology, 8(4), pp. 177–181. Available at: https://ijrt.org/j/article/view/542 (Accessed: 29 March 2026).