Aditya Pratap Singh, Prof. Satyarth Tiwari (2020) “Study of Design and Implementation of PLL clock generator”, International Journal of Research & Technology, 8(4), pp. 91–94. Available at: https://ijrt.org/j/article/view/529 (Accessed: 23 December 2025).