Sachindra Pathak,Prof. Manish Saxena (2022) “Minimum Path Delay of SP and DP Floating Point Multiplier using Parallel Multiplier Technique”, International Journal of Research & Technology, 10(1), pp. 60–64. Available at: https://ijrt.org/j/article/view/448 (Accessed: 26 October 2025).