Virag Tiwari (2017) “Simulation Design Analysis and Implementation of DLL Using Scalable C5 CMOS Process For Clock Generation”, International Journal of Research & Technology, 5(2), pp. 09–16. Available at: https://ijrt.org/j/article/view/369 (Accessed: 13 September 2025).