Rohit Sachan, Prof. Suresh. S. Gawande, Prof. Satyarth Tiwari (2021) “High Speed and Area Efficient Adjoint Matrix using Booth Multiplier for FPGA Implementation ”, International Journal of Research & Technology, 9(3), pp. 90–95. Available at: https://ijrt.org/j/article/view/361 (Accessed: 13 September 2025).