Ramswaroop Patidar, Prof. Divya Jain (2022) “VLSI Architecture for 4-bit & 8-bit Universal Shift Register uisng Reversible D-FF”, International Journal of Research & Technology, 10(2), pp. 24–28. Available at: https://ijrt.org/j/article/view/275 (Accessed: 15 May 2026).