Veer Pal Singh , Prof. Nishi Pandey , Prof. Abhishek Agwekar (2022) “VLSI Architecture for Universal Shift Register using DFF based on PG and FG Reversible Gate ”, International Journal of Research & Technology, 10(2), pp. 20–23. Available at: https://ijrt.org/j/article/view/274 (Accessed: 13 February 2026).