Rajesh Yadav, Prof. Satyarth Tiwari (2024) “VLSI Architecture for Matrix Multiplier using Parallel To Parallel Input Multiple Output Technique”, International Journal of Research & Technology, 12(1), pp. 20–24. Available at: https://ijrt.org/j/article/view/237 (Accessed: 4 October 2025).