Mahendra Kumar, Prof. Satyarth Tiwari (2024) “Delay Efficient VLSI Architecture for Wavelet Decomposition using Complex Multiplier”, International Journal of Research & Technology, 12(3), pp. 32–36. Available at: https://ijrt.org/j/article/view/182 (Accessed: 18 August 2025).