Kanu Priya Singh, Prof. Satyarth Tiwari. 2023. “VLSI Architecture for Bidirectional Logic Gate Based on Higher Bit QSD Addition Subtraction”. International Journal of Research & Technology 11 (1):50-54. https://ijrt.org/j/article/view/682.