Nidhi Shukla, Prof. Suresh. S. Gawande, Prof. Sher Singh. 2020. “FPGA Implementation of the CRC Using Parallel Pipelining Architecture for Error Detection and Correction”. International Journal of Research & Technology 8 (4):177-81. https://ijrt.org/j/article/view/542.