Aditya Pratap Singh, Prof. Satyarth Tiwari. 2020. “Study of Design and Implementation of PLL Clock Generator”. International Journal of Research & Technology 8 (4):91-94. https://ijrt.org/j/article/view/529.