Rohit Sachan, Prof. Suresh. S. Gawande, Prof. Satyarth Tiwari. 2021. “High Speed and Area Efficient Adjoint Matrix Using Booth Multiplier for FPGA Implementation ”. International Journal of Research & Technology 9 (3):90-95. https://ijrt.org/j/article/view/361.