Komal Gupta, Prof. Amrita Pahadia, Prof. Satyarth Tiwari. 2022. “Efficient VLSI Architecture for Modulo 2n+1 Multiplier Using N-Bit Inverted Adder ”. International Journal of Research & Technology 10 (1):15-18. https://ijrt.org/j/article/view/284.