Ramswaroop Patidar, Prof. Divya Jain. 2022. “VLSI Architecture for 4-Bit & 8-Bit Universal Shift Register Uisng Reversible D-FF”. International Journal of Research & Technology 10 (2):24-28. https://ijrt.org/j/article/view/275.