Rajesh Yadav, Prof. Satyarth Tiwari. 2024. “VLSI Architecture for Matrix Multiplier Using Parallel To Parallel Input Multiple Output Technique”. International Journal of Research & Technology 12 (1):20-24. https://ijrt.org/j/article/view/237.