Mahendra Kumar, Prof. Satyarth Tiwari. 2024. “Delay Efficient VLSI Architecture for Wavelet Decomposition Using Complex Multiplier”. International Journal of Research & Technology 12 (3):32-36. https://ijrt.org/j/article/view/182.