Aditya Pratap Singh, Prof. Satyarth Tiwari. (2020). Study of Design and Implementation of PLL clock generator. International Journal of Research & Technology, 8(4), 91–94. Retrieved from https://ijrt.org/j/article/view/529