Aditya Pratap Singh, Prof. Satyarth Tiwari. (2020). Design, Implementation and Fast Fourier Analysis of Digital Locked loops for clock generation using C5 SCMOS. International Journal of Research & Technology, 8(4), 85–90. Retrieved from https://ijrt.org/j/article/view/528