Sachindra Pathak,Prof. Manish Saxena. (2022). Minimum Path Delay of SP and DP Floating Point Multiplier using Parallel Multiplier Technique. International Journal of Research & Technology, 10(1), 60–64. Retrieved from https://ijrt.org/j/article/view/448