Virag Tiwari. (2017). Simulation Design Analysis and Implementation of DLL Using Scalable C5 CMOS Process For Clock Generation. International Journal of Research & Technology, 5(2), 09–16. Retrieved from https://ijrt.org/j/article/view/369