Deepak Mishra, Dr. Payal Suhane. (2022). Implementation of IEEE 754 Floating Point Multiplier using Partition Technique and Ling-Enhance Adder . International Journal of Research & Technology, 10(3), 12–16. Retrieved from https://ijrt.org/j/article/view/290