(1)
Kanu Priya Singh, Prof. Satyarth Tiwari. VLSI Architecture for Bidirectional Logic Gate Based on Higher Bit QSD Addition Subtraction. IJRT 2023, 11, 50-54.