Ankesh Singh, Prof. Suresh. S. Gawande, Prof. Sher Singh. FPGA Implementation of Digital IF Filter With Low Complexity and Less Delay Using Multi-Rate Approach. IJRT 2020, 8, 182-185.