Aditya Pratap Singh, Prof. Satyarth Tiwari. Study of Design and Implementation of PLL Clock Generator. IJRT 2020, 8, 91-94.