Aditya Pratap Singh, Prof. Satyarth Tiwari. Design, Implementation and Fast Fourier Analysis of Digital Locked Loops for Clock Generation Using C5 SCMOS. IJRT 2020, 8, 85-90.