Sachindra Pathak,Prof. Manish Saxena. Minimum Path Delay of SP and DP Floating Point Multiplier Using Parallel Multiplier Technique. IJRT 2022, 10, 60-64.