Virag Tiwari. Simulation Design Analysis and Implementation of DLL Using Scalable C5 CMOS Process For Clock Generation. IJRT 2017, 5, 09-16.